

October 1993 Revised September 2003

74LVX374

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The LVX374 is a high-speed, low-power octal D-type flipflop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable $(\overline{\text{OE}})$ are common to all flipflops. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

Features


- Input voltage translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance


Ordering Code:

Order Number	Package Number	Package Description
74LVX374M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVX374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX374MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols





Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
CP	Clock Pulse Input
OE	3-STATE Output Enable Input
O ₀ -O ₇	3-STATE Outputs

Truth Table

	Outputs				
D _n	СР	ŌĒ	O _n		
Н	/	L	Н		
L	~	L	L		
X	X	Н	Z		

- H = HIGH Voltage Level L = LOW Voltage Level

- X = Immaterial
 Z = High Impedance


 ✓ = LOW-to-HIGH Transition

Functional Description

The LVX374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition.

With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{lll} \mbox{V}_{\mbox{\scriptsize I}} = -0.5 \mbox{\scriptsize V} & -20 \mbox{ mA} \\ \mbox{\scriptsize DC Input Voltage (V}_{\mbox{\scriptsize I}}) & -0.5 \mbox{\scriptsize V} \mbox{\scriptsize to 7V} \end{array}$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ -20 mA $V_{O} = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_O) $\pm 25 \text{ mA}$

DC V_{CC} or Ground Current

 $\begin{array}{cc} (I_{CC} \text{ or } I_{GND}) & \pm 75 \text{ mA} \\ \\ \text{Storage Temperature } (T_{STG}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \end{array}$

Power Dissipation 180mW

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC}) 2.0V to 3.6V

Input Rise and Fall Time ($\Delta t/\Delta V$) 0 ns/V to 100 ns/V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = +25°C			T _A = -40°	C to +85°C	Units	Conditions		
Syllibol		-00	Min	Тур	Max	Min	Max	Units		niditions	
V _{IH}	HIGH Level	2.0	1.5			1.5					
	Input Voltage	3.0	2.0			2.0		V			
		3.6	2.4			2.4					
V _{IL}	LOW Level	2.0			0.5		0.5				
	Input Voltage	3.0			0.8		0.8	V			
		3.6			0.8		0.8				
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50\mu A$	
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	$I_{OH} = -50 \mu A$	
		3.0	2.58			2.48				$I_{OH} = -4mA$	
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50\mu A$	
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	$I_{OL} = 50 \mu A$	
		3.0			0.36		0.44			$I_{OL} = 4mA$	
I _{OZ}	3-STATE Output	3.6			±0.25		±2.5		$V_{IN} = V_{IH}$ or V_{IL}		
	Off-State Current							μΑ	$V_{OUT} = V_{CC}$ or GND		
I _{IN}	Input Leakage Current	3.6			±0.1		±1.0	μΑ	V _{IN} = 5.5V or GND		
I _{CC}	Quiescent Supply Current	3.6			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ or GND		

Noise Characteristics (Note 3)

Symbol	Parameter	V _{CC}	T _A = 25°C		Units	C _L (pF)	
Cymbol			Тур	Limit			
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.5	0.8	V	50	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.5	-0.8	V	50	
V_{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50	

Note 3: Input $t_r = t_f = 3 \text{ ns}$

AC Electrical Characteristics

Symbol	Parameter	V _{CC}		$T_A = +25^{\circ}C$;	T _A = -40°	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Conditions	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
f _{MAX}	Maximum Clock	2.7	60	115		50			C _L = 15 pF	
	Frequency		45	60		40		MHz	C _L = 50 pF	
		3.3 ± 0.3	100	160		85		IVITIZ	C _L = 15 pF	
			60	95		55			C _L = 50 pF	
t _{PLH}	Propagation Delay Time	2.7		8.5	16.3	1.0	19.5		C _L = 15 pF	
t _{PHL}	CP to O _n			11.0	19.8	1.0	23.0	ns	C _L = 50 pF	
		3.3 ± 0.3		6.7	10.6	1.0	12.5	115	C _L = 15 pF	
				9.2	14.1	1.0	16.0		C _L = 50 pF	
t _{PZL}	3-STATE Output	2.7		7.6	14.5	1.0	17.5		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	
t _{PZH}	Enable Time			10.1	18.0	1.0	21.0	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	
		3.3 ± 0.3		5.9	9.3	1.0	11.0	115	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$	
				8.4	12.8	1.0	14.5		$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	
t _{PLZ}	3-STATE Output	2.7		11.5	18.5	1.0	22.0	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	
t_{PHZ}	Disable Time	3.3 ± 0.3		9.6	13.2	1.0	15.0	115	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$	
t _W	CP Pulse	2.7	7.5			8.0		ns		
	Width	3.3 ± 0.3	5.0			5.5		115		
t _S	Setup Time	2.7	6.5			6.5		ns		
	D _n to CP	3.3 ± 0.3	4.5			4.5		115		
t _H	Hold Time	2.7	2.0			2.0		ns		
	D _n to CP	3.3 ± 0.3	2.0			2.0		115		
t _{OSLH}	Output to Output	2.7			1.5		1.5	ns	C _L = 50 pF	
toshl	Skew (Note 4)	3.3			1.5		1.5	115		


Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$


Capacitance


Symbol	Parameter		T _A = +25°C		$T_A = -40^{\circ}$	Units	
	T arameter		Тур	Max	Min		Max
C _{IN}	Input Capacitance		4	10		10	pF
C _{OUT}	Output Capacitance		6				pF
C _{PD}	Power Dissipation		32				pF
	Capacitance (Note 5)						

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{|N} + I_{CC}}{8 \text{ (per F/F)}}$







20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com